



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

			•		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	Y DOCKET NO. CONFIRMATION NO.	
09/364,727	07/30/1999	STEPHEN L. SCARINGELLA	E0295/7126WR	9805	
7:	590 04/16/2003				
WILLIAM R MCCLELLAN			EXAMINER		
600 ATLANTI			VO, TIM T		
BOSTON, MA	. 02210		ART UNIT	PAPER NUMBER	
			2189	10	
			DATE MAILED: 04/16/2003	Ų	

Please find below and/or attached an Office communication concerning this application or proceeding.

8

•		Application No		Applicant(s)	O
Office Action Summary		09/364,727		SCARINGELLA ET A	L.
		Examiner	<del></del> ,	Art Unit	
		Tim T. Vo		2189	
The MAILING DA	ATE of this communication app	pears on the cove	r sheet with the c	orrespondence addre	ss
THE MAILING DATE C  - Extensions of time may be availer SIX (6) MONTHS from the firm the period for reply specified if NO period for reply is specification.  - Failure to reply within the set of the period for reply is specification.	UTORY PERIOD FOR REPL' OF THIS COMMUNICATION.  ailable under the provisions of 37 CFR 1.1  the mailing date of this communication.  I above is less than thirty (30) days, a repliced above, the maximum statutory period or extended period for reply will, by statute the later than three months after the mailing t. See 37 CFR 1.704(b).	36(a). In no event, how y within the statutory mi will apply and will expire o, cause the application to	ever, may a reply be tim nimum of thirty (30) day: SIX (6) MONTHS from to become ABANDONE	nely filed s will be considered timely. the mailing date of this comm D (35 U.S.C. § 133).	unication.
1) Responsive to o	communication(s) filed on <u>07 F</u>	February 2003 .			
2a)⊠ This action is FI	NAL. 2b)☐ Th	nis action is non-f	inal.		
closed in accord	cation is in condition for allowa dance with the practice under	ance except for f Ex parte Quayle	ormal matters, pr , 1935 C.D. 11, 4	rosecution as to the m 53 O.G. 213.	nerits is
Disposition of Claims					
·- · · ·	are pending in the application		-a4: a		
5) ☐ Claim(s) is	claim(s) is/are withdrav	wii irom considei	ation.		
6)⊠ Claim(s) <u>1-14</u> is/s					
7) ☐ Claim(s) is	-				
	re subject to restriction and/o	r election require	ment		
Application Papers	no subject to restriction and/o	i ciccion require	mont.		
9) The specification	is objected to by the Examine	er.			
10) The drawing(s) file	ed on is/are: a)□ accep	pted or b)⊡ objec	ted to by the Exar	miner.	
Applicant may no	t request that any objection to the	e drawing(s) be he	ld in abeyance. So	ee 37 CFR 1.85(a).	
11)☐ The proposed dra	wing correction filed on	_ is: a)∏ approv	ed b)⊡ disappro	ved by the Examiner.	
If approved, corre	ected drawings are required in rep	ply to this Office ac	ction.		
12) The oath or declar	ration is objected to by the Ex	aminer.			•
Priority under 35 U.S.C. §	§ 119 and 120				
13) Acknowledgment	is made of a claim for foreigr	n priority under 3	5 U.S.C. § 119(a	)-(d) or (f).	
a)□ All b)□ Som	e * c) None of:				
1. Certified co	opies of the priority document	s have been rece	eived.		
2. Certified co	opies of the priority document	s have been rece	eived in Applicati	on No	
applica	he certified copies of the prior tion from the International Bu letailed Office action for a list	reau (PCT Rule	17.2(a)).		ge
	s made of a claim for domesti		_		plication).
	on of the foreign language pro is made of a claim for domesti				,
Attachment(s)		,,			
1) Notice of References Cited 2) Notice of Draftsperson's Pa 3) Information Disclosure Stat	(PTO-892) tent Drawing Review (PTO-948) ement(s) (PTO-1449) Paper No(s) _	4) 5) 6)		(PTO-413) Paper No(s) Patent Application (PTO-15	
S. Patent and Trademark Office					

Art Unit: 2189

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-4,6 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dorfman et al. U.S. Patent No. 6,118,862 in view of Don et al. U.S. Patent No. 6,266,740. Referring to claims 1,6,12 and 13, Dorfman et al. discloses a computer system that includes a circuit board, specifically a processor board that has a processor, a memory and a disk controller (column 4, line 17). The system also includes a backplane that has a plurality of slots that are adapted to accept plug-in boards (column 4, lines 30-33). In the system, the processor board is adapted to be received into a slot on the backplane establishing a connection between the processor board and the backplane (column 4, line 42). It is also disclosed that the processor board is in communication with any devices (such as circuit boards) that are installed in the available slots of the backplane (column 4, line 44). Dorfman et al. does not disclose storing product data of the processor board on the memory. However, Don et al. teaches a method that establishes a memory space within local memory for storing ID data (ID codes), such as cabinet serial number, device number, among others (column 5, line 54). Therefore, it would have been obvious to one having ordinary skill in the art

Art Unit: 2189

at the time of the invention to modify Dorfman's invention to include product data on the memory that is included on the processor boards in order for each board to have its own unique identification means.

Referring to claims 2-4 and 14, Dorfman et al. further teaches the use of a read only memory (ROM) on the processor boards in his system (column 4, line 22). Also, it is well known in the art that other types of ROM can be used such as EEPROMs among other types of ROM.

2. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dorfman et al. in view of Don et al. as applied to claim 1, and further in view of. Wilhelm U.S. Patent No. 5,761,033. Dorfman et al., as modified, discloses a computer system that includes a circuit board, specifically a processor board that has a processor, a memory (ROM) and a disk controller. Product data is stored in the ROM on included in the circuit board. The system also includes a backplane that has a plurality of slots that are adapted to accept plug-in boards. In the system, the processor board is adapted to be received into a slot on the backplane establishing a connection between the processor board and the backplane. Dorfman does not disclose that external access is provided, via the backplane, to the circuit boards that are installed in the plurality of slots of the backplane. However, Wilhelm teaches a system where external access is provided via bus receptacles on a backplane. The backplane has a plurality of bus lines interconnecting the bus receptacles and forming a system bus for carrying power, address, data and other signals (column 9, lines 34-39). Therefore, it would have been

Art Unit: 2189

obvious to one having ordinary skill in the art at the time of the invention to modify

Dorfman's invention to include such a backplane in order to provide external access to
the backplane and, there forth, providing external access to the devices installed on the
backplane.

3. Claims 7-9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dorfman et al. in view of Don et al. as applied to claim 1. Referring to claims 7 and 11, Dorfman et al., as modified, discloses a computer system that includes a circuit board, specifically a processor board that has a processor, a memory (ROM) and a disk controller. Product data is stored in the ROM on included in the circuit board. The system also includes a backplane that has a plurality of slots that are adapted to accept plug-in boards. In the system, the processor board is adapted to be received into a slot on the backplane establishing a connection between the processor board and the backplane. It is also disclosed that the processor board is in communication with any devices (such as circuit boards) that are installed in the available slots of the backplane. Dorfman does not disclose the use of an array of storage devices or cache memory. However, Don et al. teaches the use of a global memory that serves as a very large cache, which is used as a staging area during the transfer of data between the host computer and the storage devices (disk arrays) that are used in his invention (column 3, line 55). Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to modify Dorfman's invention to include such a global memory

Art Unit: 2189

that includes cache memory in order for the circuit boards to have a staging area to control data transfers between the host computer and the storage devices (disk arrays). Referring to claims 8 and 9, Dorfman et al. further teaches the use of a read only memory (ROM) on the processor boards in his system (column 4, line 22). Also, it is well known in the art that other types of ROM can be used such as EEPROMs among other types of ROM.

4. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dorfman et al. in view of Don et al. as applied to claim 7, and further in view of. Wilhelm. Dorfman et al., as modified, discloses a computer system that includes a circuit board, specifically a processor board that has a processor, a memory (ROM) and a disk controller. Product data is stored in the ROM on included in the circuit board. The system also includes a backplane that has a plurality of slots that are adapted to accept plug-in boards. In the system, the processor board is adapted to be received into a slot on the backplane establishing a connection between the processor board and the backplane. It is also disclosed that the processor board is in communication with any devices (such as circuit boards) that are installed in the available slots of the backplane. Dorfman does not disclose that external access is provided, via the backplane, to the circuit boards that are installed in the plurality of slots of the backplane. However, Wilhelm teaches a system where external access is provided via bus receptacles on a backplane. The backplane has a plurality of bus lines interconnecting the bus receptacles and forming a system bus for carrying power, address, data and other

Art Unit: 2189

signals (column 9, lines 34-39). Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to modify Dorfman's invention to include such a backplane in order to provide external access to the backplane and, there forth, providing external access to the devices installed on the backplane.

# **Response to Arguments**

5. In response to the applicant arguments that Dorfman and Don do not teach an apparatus comprising a plurality of circuit boards, each having electronic circuitry including a non-volatile memory containing product data that identifies the respective circuit board and means for reading the product data in the non-volatile memory, and a back plane for mounting and interconnecting the circuit board. In the office action, examiner cited that Dorfman teaches an apparatus comprising plurality circuit boards i.e. plurality of processor cards are inserting into plurality of slots 62a-62f to a back plane 60 as shown in figure 2. Dorfman does not expressly teach wherein each of the plurality of processor cards containing product data in the non-volatile memory. Dorfman further added that such processor boards, are well known in the art, thus, it should be appreciated that other hardware configurations could be utilized (column 4 lines 55-60). This suggestion suggested that other hardware configurations could be utilized. For this reason, the examiner combined the teaching of Don because Don providing a local memory for storing ID data (ID codes) such as cabinet serial number, device number (column 5 line 54). Therefore, it would have been obvious to one having ordinary skill in the art at the time of the invention to modify Dorfman's invention to



Art Unit: 2189

include product data on the memory that is included on the processor boards in order for each board to have its own unique identification means.

### Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tim T. Vo whose telephone number is 703-308-5862. The examiner can normally be reached on 7:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703-305-4815. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-2100.

XUAN M.THAI PRIMARY EXAMINER

T.V